

FIG. 1

	EAST				WEST			
	RCV		TRMT		TRMT		RCV	
$E \Rightarrow W$	S1	D1	S2	D2	S3	D3	S4	D4
$W \Rightarrow E$	D1	S1	D2	S2	D3	S3	D4	S4

S_x : Source Node ID / D_x : Destination Node ID (4 bits each)

FIG. 2




FIG. 3

	EAST				WEST			
	RCV		TRMT		TRMT		RCV	
$E \Rightarrow W$	1	2	2	1	2	3	3	2
$W \Rightarrow E$	2	1	1	2	3	2	2	3

FIG. 4A




FIG. 4B






FIG. 5A




Occurrence of failure

FIG. 5B




※SID : Source Node ID

FIG. 6A



◆Mapping VT Superframe to STS-1 SPE
(SPE : Synchronous Payload Envelope)

FIG. 6B



POH : Path Overhead

R : Fixed Stuff Byte

◆Mapping STS-1 SPE to STS-1 frame

FIG. 6C




FIG. 7

Source Node ID							
1	2	3	4	5	6	7	8

FIG. 8




FIG. 9




FIG. 10A





FIG. 10B




FIG. 11A




FIG. 11B




FIG. 12A

Frame 1

Flag bit		E/W	Source Node ID					
1	1							
1	2	3	4	5	6	7	8	

FIG. 12B

Frame 2

Flag bit		Channel ID (Upper)						
1	0							
1	2	3	4	5	6	7	8	

FIG. 12C

Frame 3

Flag bit		Channel ID (Lower)						
0	1							
1	2	3	4	5	6	7	8	

FIG. 13 A




FIG. 13B




FIG. 13C




FIG. 13D





FIG. 14



[illegible]